stm32/g0: rcc: Correct RCC_CCIPR_TIM1SEL_SHIFT value (20 -> 22)
Reviewed-by: Karl Palsson <karlp@tweak.net.au>
This commit is contained in:
committed by
Karl Palsson
parent
3f52b7784c
commit
72d4064744
@@ -487,7 +487,7 @@
|
||||
/**@}*/
|
||||
|
||||
#define RCC_CCIPR_TIM1SEL_MASK 0x1
|
||||
#define RCC_CCIPR_TIM1SEL_SHIFT 20
|
||||
#define RCC_CCIPR_TIM1SEL_SHIFT 22
|
||||
/** @defgroup rcc_ccipr_tim1sel TIM1SEL
|
||||
@{*/
|
||||
#define RCC_CCIPR_TIM1SEL_TIMPCLK 0
|
||||
|
||||
Reference in New Issue
Block a user