NRF5x: I2C EasyDMA support for NRF5x, extended API
This commit adds support for NRF52 TWI Master mode and slightly extends existing I2C API. This is a breaking change, while mode selection needs to be done during enabling I2C. There is one additional breaking change done because: 1) Unicore MX API design was PITA for writes 2) It is incompatible with EasyDMA I strongly apologize to all two users who might be affected by this change.
This commit is contained in:
Eduard Drusa
committed by
Karl Palsson
Karl Palsson
parent
458766398f
commit
66bf499e1b
@@ -37,4 +37,68 @@
|
||||
#include <libopencm3/nrf/periph.h>
|
||||
#include <libopencm3/nrf/common/i2c.h>
|
||||
|
||||
/**@{*/
|
||||
|
||||
#define I2C_EVENT_RXSTARTED(i2c) MMIO32((i2c) + 0x14C)
|
||||
#define I2C_EVENT_TXSTARTED(i2c) MMIO32((i2c) + 0x150)
|
||||
#define I2C_EVENT_LASTRX(i2c) MMIO32((i2c) + 0x15C)
|
||||
#define I2C_EVENT_LASTTX(i2c) MMIO32((i2c) + 0x160)
|
||||
|
||||
#define I2C_RXDPTR(i2c) MMIO32((i2c) + 0x534)
|
||||
#define I2C_RXDMAXCNT(i2c) MMIO32((i2c) + 0x538)
|
||||
#define I2C_RXDAMOUNT(i2c) MMIO32((i2c) + 0x53C)
|
||||
#define I2C_RXDLIST(i2c) MMIO32((i2c) + 0x540)
|
||||
#define I2C_TXDPTR(i2c) MMIO32((i2c) + 0x544)
|
||||
#define I2C_TXDMAXCNT(i2c) MMIO32((i2c) + 0x548)
|
||||
#define I2C_TXDAMOUNT(i2c) MMIO32((i2c) + 0x54C)
|
||||
#define I2C_TXDLIST(i2c) MMIO32((i2c) + 0x550)
|
||||
|
||||
/** @addtogroup i2c_shorts
|
||||
* @{
|
||||
*/
|
||||
|
||||
/** On start of last byte transmission, activate start of reception task */
|
||||
#define I2C_SHORTS_LASTTX_STARTRX (1 << 7)
|
||||
|
||||
/** On start of last byte transmission, activate suspend task */
|
||||
#define I2C_SHORTS_LASTTX_SUSPEND (1 << 8)
|
||||
|
||||
/** On start of last byte transmission, activate stop task */
|
||||
#define I2C_SHORTS_LASTTX_STOP (1 << 9)
|
||||
|
||||
/** On start of last byte reception, activate start of transmission task */
|
||||
#define I2C_SHORTS_LASTRX_STARTTX (1 << 10)
|
||||
|
||||
/** On start of last byte reception, activate stop task */
|
||||
#define I2C_SHORTS_LASTRX_STOP (1 << 12)
|
||||
/** @} */
|
||||
|
||||
/** @addtogroup i2c_inten I2C interrupt enable flags
|
||||
* @{ */
|
||||
|
||||
#define I2C_INTEN_SUSPENDED (1 << 18)
|
||||
#define I2C_INTEN_RXSTARTED (1 << 19)
|
||||
#define I2C_INTEN_TXSTARTED (1 << 20)
|
||||
#define I2C_INTEN_LASTRX (1 << 23)
|
||||
#define I2C_INTEN_LASTTX (1 << 24)
|
||||
|
||||
/** @} */
|
||||
|
||||
/** @addtogroup i2c_mode I2C peripheral mode
|
||||
* @{
|
||||
*/
|
||||
|
||||
/** NRF52 I2C Master mode with EasyDMA support */
|
||||
#define I2C_MODE_MASTER (6)
|
||||
/**@}*/
|
||||
|
||||
|
||||
BEGIN_DECLS
|
||||
|
||||
void i2c_set_tx_buffer(uint32_t i2c, const uint8_t * buffer, uint8_t len);
|
||||
void i2c_set_rx_buffer(uint32_t i2c, uint8_t * buffer, uint8_t len);
|
||||
|
||||
END_DECLS
|
||||
|
||||
/** @} */
|
||||
|
||||
|
||||
@@ -75,9 +75,16 @@
|
||||
/* Register Contents */
|
||||
|
||||
/** @addtogroup i2c_shorts I2C event -> task shortcuts
|
||||
* The effect of activated shortcut is, that upon I2C event
|
||||
* triggering, the hardware will automatically start chosen
|
||||
* task without intervention of the software.
|
||||
* @{
|
||||
*/
|
||||
|
||||
/** On byte boundary, activate suspend task. */
|
||||
#define I2C_SHORTS_BB_SUSPEND (1 << 0)
|
||||
|
||||
/** On byte boundary, activate stop task. */
|
||||
#define I2C_SHORTS_BB_STOP (1 << 1)
|
||||
|
||||
/**@}*/
|
||||
@@ -97,11 +104,37 @@
|
||||
#define I2C_ERRORSRC_ANACK (1 << 1)
|
||||
#define I2C_ERRORSRC_DNACK (1 << 2)
|
||||
|
||||
#define I2C_ENABLE_VALUE (5)
|
||||
/** @addtogroup i2c_mode I2C peripheral mode
|
||||
* @{
|
||||
*/
|
||||
/** NRF51 legacy mode.
|
||||
* On NRF51, this is the only mode available.
|
||||
* On NRF52, this mode does not support EasyDMA.
|
||||
*/
|
||||
#define I2C_MODE_LEGACY (5)
|
||||
/**@}*/
|
||||
|
||||
/** @addtogroup i2c_freq_const I2C frequency constants
|
||||
* @{
|
||||
*/
|
||||
|
||||
/** 100kHz */
|
||||
#define I2C_FREQUENCY_100K (0x01980000)
|
||||
/** 250kHz */
|
||||
#define I2C_FREQUENCY_250K (0x04000000)
|
||||
/** 390kHz
|
||||
* @note: This value is not documented in datasheet. It provides
|
||||
* ~390kHz clock with correct timing.
|
||||
*/
|
||||
#define I2C_FREQUENCY_390K (0x06200000)
|
||||
/** 400kHz
|
||||
* @note: According to datasheet, there is HW bug which prevents
|
||||
* MCU from generating correct timings, therefore it might be
|
||||
* unusable. Use @ref I2C_FREQUENCY_390K instead, if this affects
|
||||
* you.
|
||||
*/
|
||||
#define I2C_FREQUENCY_400K (0x06680000)
|
||||
/**@}*/
|
||||
|
||||
#define I2C_PSEL_OFF (0xffffffff)
|
||||
|
||||
@@ -109,9 +142,9 @@
|
||||
|
||||
BEGIN_DECLS
|
||||
|
||||
void i2c_enable(uint32_t i2c);
|
||||
void i2c_enable(uint32_t i2c, uint32_t mode);
|
||||
void i2c_disable(uint32_t i2c);
|
||||
void i2c_start_tx(uint32_t i2c, uint8_t data);
|
||||
void i2c_start_tx(uint32_t i2c);
|
||||
void i2c_start_rx(uint32_t i2c);
|
||||
void i2c_send_stop(uint32_t i2c);
|
||||
void i2c_set_fast_mode(uint32_t i2c);
|
||||
@@ -122,6 +155,7 @@ uint8_t i2c_get_data(uint32_t i2c);
|
||||
void i2c_select_pins(uint32_t i2c, uint32_t scl_pin, uint32_t sda_pin);
|
||||
void i2c_set_address(uint32_t i2c, uint8_t addr);
|
||||
void i2c_resume(uint32_t i2c);
|
||||
void i2c_set_shorts(uint32_t i2c, uint32_t shorts);
|
||||
|
||||
END_DECLS
|
||||
|
||||
|
||||
Reference in New Issue
Block a user