EMTime/libopencm3
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

[BREAKING] stm32g0: add/rename missing periphs/irqs

Browse Source 
Updated to RM0444_rev5

Breaking: renames some irqs to be more specific and better match with
refman.  We're still in the "between" tags, so break all the toys!

Signed-off-by: Karl Palsson <karlp@tweak.au>
This commit is contained in:
Karl Palsson
2023-01-13 00:33:34 +00:00
parent 84a59d925d
commit 5796f41caa
2 changed files with 23 additions and 9 deletions
Download Patch File Download Diff File Expand all files Collapse all files

14
include/libopencm3/stm32/g0/irq.json
View File

@@ -16,20 +16,20 @@
"tim1_brk_up_trg_com", "tim1_brk_up_trg_com",
"tim1_cc", "tim1_cc",
"tim2", "tim2",
"tim3", "tim34",
"tim6_dac_lptim1", "tim6_dac_lptim1",
"tim7_lptim2", "tim7_lptim2",
"tim14", "tim14",
"tim15", "tim15",
"tim16", "tim16_fdcan_it0",
"tim17", "tim17_fdcan_it1",
"i2c1", "i2c1",
"i2c2", "i2c23",
"spi1", "spi1",
"spi2", "spi23",
"usart1", "usart1",
"usart2", "usart2_lpuart2",
"usart3_usart4_lpuart1", "usart3456_lpuart1",
"cec", "cec",
"aes_rng" "aes_rng"
], ],

18
include/libopencm3/stm32/g0/memorymap.h
View File

@@ -30,6 +30,7 @@
/* APB */ /* APB */
#define TIM2_BASE (PERIPH_BASE_APB + 0x0000) #define TIM2_BASE (PERIPH_BASE_APB + 0x0000)
#define TIM3_BASE (PERIPH_BASE_APB + 0x0400) #define TIM3_BASE (PERIPH_BASE_APB + 0x0400)
#define TIM4_BASE (PERIPH_BASE_APB + 0x0800)
#define TIM6_BASE (PERIPH_BASE_APB + 0x1000) #define TIM6_BASE (PERIPH_BASE_APB + 0x1000)
#define TIM7_BASE (PERIPH_BASE_APB + 0x1400) #define TIM7_BASE (PERIPH_BASE_APB + 0x1400)
#define TIM14_BASE (PERIPH_BASE_APB + 0x2000) #define TIM14_BASE (PERIPH_BASE_APB + 0x2000)
@@ -37,28 +38,40 @@
#define WWDG_BASE (PERIPH_BASE_APB + 0x2c00) #define WWDG_BASE (PERIPH_BASE_APB + 0x2c00)
#define IWDG_BASE (PERIPH_BASE_APB + 0x3000) #define IWDG_BASE (PERIPH_BASE_APB + 0x3000)
#define SPI2_BASE (PERIPH_BASE_APB + 0x3800) #define SPI2_BASE (PERIPH_BASE_APB + 0x3800)
#define SPI3_BASE (PERIPH_BASE_APB + 0x3c00)
#define USART2_BASE (PERIPH_BASE_APB + 0x4400) #define USART2_BASE (PERIPH_BASE_APB + 0x4400)
#define USART3_BASE (PERIPH_BASE_APB + 0x4800) #define USART3_BASE (PERIPH_BASE_APB + 0x4800)
#define USART4_BASE (PERIPH_BASE_APB + 0x4C00) #define USART4_BASE (PERIPH_BASE_APB + 0x4C00)
#define USART5_BASE (PERIPH_BASE_APB + 0x5000)
#define I2C1_BASE (PERIPH_BASE_APB + 0x5400) #define I2C1_BASE (PERIPH_BASE_APB + 0x5400)
#define I2C2_BASE (PERIPH_BASE_APB + 0x5800) #define I2C2_BASE (PERIPH_BASE_APB + 0x5800)
#define USB_BASE (PERIPH_BASE_APB + 0x5c00)
#define FDCAN1_BASE (PERIPH_BASE_APB + 0x6400)
#define FDCAN2_BASE (PERIPH_BASE_APB + 0x6800)
#define CRS_BASE (PERIPH_BASE_APB + 0x6c00)
#define POWER_CONTROL_BASE (PERIPH_BASE_APB + 0x7000) #define POWER_CONTROL_BASE (PERIPH_BASE_APB + 0x7000)
#define DAC_BASE (PERIPH_BASE_APB + 0x7400) #define DAC_BASE (PERIPH_BASE_APB + 0x7400)
#define CEC_BASE (PERIPH_BASE_APB + 0x7800) #define CEC_BASE (PERIPH_BASE_APB + 0x7800)
#define LPTIM1_BASE (PERIPH_BASE_APB + 0x7c00) #define LPTIM1_BASE (PERIPH_BASE_APB + 0x7c00)
#define LPUART1_BASE (PERIPH_BASE_APB + 0x8000) #define LPUART1_BASE (PERIPH_BASE_APB + 0x8000)
#define LPUART2_BASE (PERIPH_BASE_APB + 0x8400)
#define I2C3_BASE (PERIPH_BASE_APB + 0x8800)
#define LPTIM2_BASE (PERIPH_BASE_APB + 0x9400) #define LPTIM2_BASE (PERIPH_BASE_APB + 0x9400)
#define USB_RAM1_BASE (PERIPH_BASE_APB + 0x9800)
#define USB_RAM2_BASE (PERIPH_BASE_APB + 0x9c00)
#define UCPD1_BASE (PERIPH_BASE_APB + 0xA000) #define UCPD1_BASE (PERIPH_BASE_APB + 0xA000)
#define UCPD2_BASE (PERIPH_BASE_APB + 0xA400) #define UCPD2_BASE (PERIPH_BASE_APB + 0xA400)
#define TAMP_BASE (PERIPH_BASE_APB + 0xB000) #define TAMP_BASE (PERIPH_BASE_APB + 0xB000)
#define FDCANMSG_BASE (PERIPH_BASE_APB + 0xB400)
#define SYSCFG_BASE (PERIPH_BASE_APB + 0x10000) #define SYSCFG_BASE (PERIPH_BASE_APB + 0x10000)
#define VREFBUF_BASE (PERIPH_BASE_APB + 0x10030) #define VREFBUF_BASE (PERIPH_BASE_APB + 0x10030)
#define SYSCFG_ITLINE_BASE (PERIPH_BASE_APB + 0x10080) #define SYSCFG_ITLINE_BASE (PERIPH_BASE_APB + 0x10080)
#define COMP_BASE (PERIPH_BASE_APB + 0x10200) #define COMP_BASE (PERIPH_BASE_APB + 0x10200)
#define ADC1_BASE (PERIPH_BASE_APB + 0x12400) #define ADC1_BASE (PERIPH_BASE_APB + 0x12400)
#define TIM1_BASE (PERIPH_BASE_APB + 0x12C00) #define TIM1_BASE (PERIPH_BASE_APB + 0x12C00)
#define SPI1_BASE (PERIPH_BASE_APB + 0x13000) #define SPI1_BASE (PERIPH_BASE_APB + 0x13000)
#define USART1_BASE (PERIPH_BASE_APB + 0x13800) #define USART1_BASE (PERIPH_BASE_APB + 0x13800)
#define USART6_BASE (PERIPH_BASE_APB + 0x13c00)
#define TIM15_BASE (PERIPH_BASE_APB + 0x14000) #define TIM15_BASE (PERIPH_BASE_APB + 0x14000)
#define TIM16_BASE (PERIPH_BASE_APB + 0x14400) #define TIM16_BASE (PERIPH_BASE_APB + 0x14400)
#define TIM17_BASE (PERIPH_BASE_APB + 0x14800) #define TIM17_BASE (PERIPH_BASE_APB + 0x14800)
@@ -66,6 +79,7 @@
/* AHB */ /* AHB */
#define DMA1_BASE (PERIPH_BASE_AHB + 0x00000) #define DMA1_BASE (PERIPH_BASE_AHB + 0x00000)
#define DMA2_BASE (PERIPH_BASE_AHB + 0x00400)
#define DMAMUX_BASE (PERIPH_BASE_AHB + 0x00800) #define DMAMUX_BASE (PERIPH_BASE_AHB + 0x00800)
#define RCC_BASE (PERIPH_BASE_AHB + 0x01000) #define RCC_BASE (PERIPH_BASE_AHB + 0x01000)
#define EXTI_BASE (PERIPH_BASE_AHB + 0x01800) #define EXTI_BASE (PERIPH_BASE_AHB + 0x01800)