stm32f4: rcc_clock_setup_pll() correctly enable PWR
Original code used the special macros for rcc_periph_clock_enable instead of the appropraite APB1ENR bit definition. Switch to the correct, simpler form, using the correct parameter.
This commit is contained in:
@@ -722,7 +722,7 @@ void rcc_clock_setup_pll(const struct rcc_clock_scale *clock)
|
||||
}
|
||||
|
||||
/* Set the VOS scale mode */
|
||||
rcc_peripheral_enable_clock(&RCC_APB1ENR, RCC_PWR);
|
||||
rcc_periph_clock_enable(RCC_PWR);
|
||||
pwr_set_vos_scale(clock->voltage_scale);
|
||||
|
||||
/*
|
||||
|
||||
Reference in New Issue
Block a user