5b9b784b30
Cortex-M7 supports a D-cache and I-cache on the AXI bus, controlled by these bits in SCB.
Cortex-M7 supports a D-cache and I-cache on the AXI bus, controlled by these bits in SCB.