EMTime/libopencm3
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
3,026 Commits 1 Branch 0 Tags
master
Commit Graph

3026 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
ALTracer
caaf002f09 usb/dwc: Enable (unaligned) access to OTG_FIFO for ARMv8-M Main 2025-09-21 16:52:00 +03:00
ALTracer
0efe43d43e cm3: itm: Enable for ARMv8-M Main (Cortex-M33) 2025-09-21 16:51:45 +03:00
Chuck McManis
8a96a9d95a Additional updates to STM32U5 
Reference manual indicates that SRAM4 is always at 0x28000000 which makes
it generally discontinuous with other RAM so RAM values that included it were
reduced by 16K and the STM32U5 END line updated to have both the SRAM4 size
and offset.
 2025-07-14 12:07:51 -07:00
Chuck McManis
842d64152c This adds the STM32U5 Family to devices.data 
Taken from RM0456, Rev 6. This adds STM32U535, STM32U545, STM32U575, STM32U585,
STM32U595, STM32U5A, STM32U5F, and STM32U5G.
 2025-07-13 20:56:46 -07:00
Benedikt Spranger
a9b71e2f8c stm32g4: Add EXTI support 
The STM32G4xx series contain two regular EXTI v1 blocks; one at offset 0x00,
the other at offset 0x20.
Add support for EXTI.

Signed-off-by: Benedikt Spranger <b.spranger@linutronix.de>
 2025-07-13 16:36:11 -07:00
jsphuebner
886cd116ff Corrected documentation for adc_read_injected 2025-07-13 16:11:46 -07:00
johannes
d1b43a7bb9 Made adc_read_injected() return signed int because result can become negative 
Added function can_fifo_pending() - number of pending RX messages
can_receive() returns number of pending messages prior to release
 2025-07-13 16:11:46 -07:00
andrewmcg1
3b892e4a18 Added functions for entering l4 power modes 2025-07-13 16:08:28 -07:00
Stoyan Shopov
49e347923b Fix usb_dwc_common.c endpoint initialization 
This commit addresses libopencm3 issue #1242:
https://github.com/libopencm3/libopencm3/issues/1242
 2025-07-13 10:32:00 +01:00
Benedikt Spranger
8526d7095c stm32g4: rcc: Add support for 24MHz external clocks 
The ST Nucleo 64 boards NUCLEO-G431RB, NUCLEO-G474RE and NUCLEO-G491RE
are equipped with a 24 MHz crystal. Add RCC clock support for these
boards.

Signed-off-by: Benedikt Spranger <b.spranger@linutronix.de>
 2025-07-12 10:44:07 -07:00
Benedikt Spranger
f8b9b14f83 stm32g4: rcc: target stylecheck issues 
No functional change.

Signed-off-by: Benedikt Spranger <b.spranger@linutronix.de>
 2025-07-12 10:44:07 -07:00
ALTracer
7742f1cfd6 tests: gadget0: Add blackpill-f411ce support 2025-07-12 10:35:38 -07:00
Kat
2c59c66945 stm32/l4: Create meson build system for STM32L4 series support 2025-07-12 10:32:11 -07:00
Lars Sundström
fd1df55a60 misc: Fixed typo in meson.build for gcc warning option 2025-07-12 10:32:11 -07:00
dragonmux
14e73b9ed5 stm32/h7: Created a meson build system for the STM32H7 series support 2025-07-12 10:32:11 -07:00
dragonmux
7c47fa8fd0 lm4f: Created a meson build system for the Tiva-C series support 2025-07-12 10:32:11 -07:00
dragonmux
c2ecd4545a stm32/f7: Created a meson build system for the STM32F7 series support 2025-07-12 10:32:11 -07:00
dragonmux
6a61af6c75 stm32/f4: Created a meson build system for the STM32F4 series support 2025-07-12 10:32:11 -07:00
dragonmux
80cf453429 stm32/f3: Created a meson build system for the STM32F3 series support 2025-07-12 10:32:11 -07:00
dragonmux
4403f2a130 stm32/f0: Created a meson build system for the STM32F0 series support 2025-07-12 10:32:11 -07:00
dragonmux
04977998c2 misc: Implemented an 'all' mode for the Meson build system 2025-07-12 10:32:11 -07:00
dragonmux
e1746a04ae misc: Added a sanity ignore for the default Meson build directory name 2025-07-12 10:32:11 -07:00
dragonmux
c34e4582f2 misc: Created the base Meson build system for the project 2025-07-12 10:32:11 -07:00
dragonmux
70e890a8d8 scripts: Modified the irq2nvic_h script to work with out-of-tree build directories 2025-07-12 10:32:11 -07:00
dragonmux
0c3c7cc907 include: Created a Meson build system for the libopencm3 include tree 2025-07-12 10:32:11 -07:00
dragonmux
87a9376b98 misc: Created a Meson build system for the main libopencm3 source tree 2025-07-12 10:32:11 -07:00
dragonmux
09cfd1bccd stm32: Created a Meson build system for the STM32 support 2025-07-12 10:32:11 -07:00
dragonmux
4cbdba2d31 stm32/f1: Created a Meson build system for the STM32F1 series support 2025-07-12 10:32:11 -07:00
dragonmux
3e34a52db5 stm32/common: Created a Meson build system for common part of STM32 targets 2025-07-12 10:32:11 -07:00
dragonmux
0caee68805 cm3: Created a Meson build system for the CM3 component 2025-07-12 10:32:11 -07:00
dragonmux
81921a4839 ethernet: Created a Meson build system for the Ethernet component 2025-07-12 10:32:11 -07:00
dragonmux
41e99dc469 usb: Created a Meson build system for the USB component 2025-07-12 10:32:11 -07:00
ALTracer
cb1fe86008 stm32: usart_common_all: Implement usart_get_baudrate 
* Handle OVER8 when set, as 2x clock
* Handle LPUART specially, as 256x clock, without overflowing uint32_t
 2025-07-12 13:39:32 +01:00
ALTracer
9059ec1a42 lm4f/uart: Implement uart_get_baudrate 2025-07-12 13:39:32 +01:00
Pavol Rusnak
754dac7686 usb:msc: use new email for contributor 2025-07-11 21:13:13 -07:00
fenugrec
a7632df7f4 iwdg: START and UNLOCK values before polling Busy 
With code that uses IWDG and these operations:

- user code initializes iwdg
- user code jumps to USB-DFU
- USB host triggers a USB exit (e.g. after reflashing, or even just a
  dummy dfu-util Reset/Exit command)
- user code will hang in iwdg_prescaler_busy() called from
  iwdg_set_period_ms()
 2025-07-11 21:05:58 -07:00
Piotr Esden-Tempski
9624f92d81 CI: Remove travis as it is bitrotten. 
It needs to be replaced with GHA anyways.
 2025-07-11 20:58:25 -07:00
Piotr Esden-Tempski
e3f9a612a8 doc: Update link to the community chat. 
The community chat is now on the 1BitSquared Discord.
 2025-07-11 20:58:25 -07:00
Mateusz Myalski
cc3a1e8a98 Added timer support 2025-07-11 20:31:43 -07:00
Mateusz Myalski
ab284959f3 Added Exti support 2025-07-11 20:31:43 -07:00
Mateusz Myalski
3f5e250f42 Added iwdg support + early wakeup 2025-07-11 20:31:43 -07:00
Mateusz Myalski
edbb8ed7e3 Added I2C stm32u5_support 
Tested I2C master mode on 16MHz HSI
 2025-07-11 20:31:43 -07:00
Mateusz Myalski
e6632cda77 Added support for USARTs and clock setup 
Tested:
- USART2 Rx/Tx with:
    - In 8N1 115200
    - With sysclk set as HSI and default setup
    - With all clk input types for USART2
 2025-07-11 20:31:43 -07:00
Mateusz Myalski
f1df03ce9e Add length for RAM3 and RAM4 2025-07-11 20:31:43 -07:00
Mateusz Myalski
730cfec66c Add IRQ handlers and missing Makefile FP flags 2025-07-11 20:31:43 -07:00
Mateusz Myalski
f05b5abdab Add coresponding documentation entry 2025-07-11 20:31:43 -07:00
Mateusz Myalski
4d442299fe Add irq/memorymap/rcc 2025-07-11 20:31:43 -07:00
Mateusz Myalski
3324dd4069 Revert invalid change in gd32 2025-07-11 20:31:43 -07:00
Mateusz Myalski
90cfa21a05 Added minimal memory map gpi and rcc to blink LED 2025-07-11 20:31:43 -07:00
Mateusz Myalski
236426f0ff Added minimal memory map 2025-07-11 20:31:43 -07:00