EMTime/libopencm3
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

stm32: spi: drop spi_reset()

Browse Source 
It's simply a wrapper around rcc_reset_pulse already.
Just drop it. See 034dbf20ff for the same deletion for timers.

Signed-off-by: Karl Palsson <karlp@tweak.au>
This commit is contained in:
Karl Palsson
2023-01-13 01:42:35 +00:00
parent b3bdf025d7
commit df654d7f28
2 changed files with 0 additions and 48 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
include/libopencm3/stm32/common/spi_common_all.h
View File

@@ -344,7 +344,6 @@ specific memorymap.h header before including this header file.*/
BEGIN_DECLS
void spi_reset(uint32_t spi_peripheral);
void spi_enable(uint32_t spi);
void spi_disable(uint32_t spi);
uint16_t spi_clean_disable(uint32_t spi);

47
lib/stm32/common/spi_common_all.c
View File

@@ -56,53 +56,6 @@ LSB first.
/**@{*/
/*---------------------------------------------------------------------------*/
/** @brief SPI Reset.
The SPI peripheral and all its associated configuration registers are placed in
the reset condition. The reset is effected via the RCC peripheral reset system.
@param[in] spi_peripheral Unsigned int32. SPI peripheral identifier @ref
spi_reg_base.
*/
void spi_reset(uint32_t spi_peripheral)
{ switch (spi_peripheral) {
#if defined(SPI1_BASE)
case SPI1_BASE:
rcc_periph_reset_pulse(RST_SPI1);
break;
#endif
#if defined(SPI2_BASE)
case SPI2_BASE:
rcc_periph_reset_pulse(RST_SPI2);
break;
#endif
#if defined(SPI3_BASE)
case SPI3_BASE:
rcc_periph_reset_pulse(RST_SPI3);
break;
#endif
#if defined(SPI4_BASE)
case SPI4_BASE:
rcc_periph_reset_pulse(RST_SPI4);
break;
#endif
#if defined(SPI5_BASE)
case SPI5_BASE:
rcc_periph_reset_pulse(RST_SPI5);
break;
#endif
#if defined(SPI6_BASE)
case SPI6_BASE:
rcc_periph_reset_pulse(RST_SPI6);
break;
#endif
default:
break;
}
}
/* TODO: Error handling? */
/*---------------------------------------------------------------------------*/
/** @brief SPI Enable.