EMTime/libopencm3
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Fix misspellings using codespell tool

Browse Source
This commit is contained in:
Anatol Pomozov
2015-12-11 08:46:44 -08:00
parent 20e1ee174d
commit ae41782e1a
25 changed files with 31 additions and 31 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
include/libopencm3/cm3/mpu.h
View File

@@ -57,7 +57,7 @@
/** @defgroup CM3_mpu_type MPU TYPE register fields
* @ingroup CM3_mpu_defines
* The MPU_TYPE register is always avilable, even if the MPU is not implemented.
* The MPU_TYPE register is always available, even if the MPU is not implemented.
* In that case, the DREGION field will read as 0.
*@{*/
/** v6m/v7m only support a unified MPU (IREGION always 0) */

2
include/libopencm3/cm3/scb.h
View File

@@ -215,7 +215,7 @@
#define SCB_AIRCR_VECTKEYSTAT (0xFFFF << SCB_AIRCR_VECTKEYSTAT_LSB)
#define SCB_AIRCR_VECTKEY (0x05FA << SCB_AIRCR_VECTKEYSTAT_LSB)
/* ENDIANESS Data endianness bit */
/* ENDIANNESS Data endianness bit */
#define SCB_AIRCR_ENDIANESS (1 << 15)
/* Those defined only on ARMv7 and above */

2
include/libopencm3/lm4f/uart.h
View File

@@ -319,7 +319,7 @@
#define UART_DMACTL_DMAERR (1 << 2)
/** Transmit DMA enable */
#define UART_DMACTL_TXDMAE (1 << 1)
/** Recieve DMA enable */
/** Receive DMA enable */
#define UART_DMACTL_RXDMAE (1 << 0)
/* =============================================================================

2
include/libopencm3/stm32/common/adc_common_v1.h
View File

@@ -287,7 +287,7 @@ specific memorymap.h header before including this header file.*/
/* DMA: Direct memory access mode. (ADC1 and ADC3 only!) */
#define ADC_CR2_DMA (1 << 8)
/* CONT: Continous conversion. */
/* CONT: Continuous conversion. */
#define ADC_CR2_CONT (1 << 1)
/* ADON: A/D converter On/Off. */

2
include/libopencm3/stm32/common/i2c_common_all.h
View File

@@ -163,7 +163,7 @@ specific memorymap.h header before including this header file.*/
/* Note: Bits [7:6] are reserved, and forced to 0 by hardware. */
/* FREQ[5:0]: Peripheral clock frequency (valid values: 2-36 MHz, 2-42 MHz for
* STM32F4 respectivly) */
* STM32F4 respectively) */
/****************************************************************************/
/** @defgroup i2c_clock I2C clock frequency settings
@ingroup i2c_defines

2
include/libopencm3/stm32/f1/adc.h
View File

@@ -273,7 +273,7 @@ and ADC2
/* CAL: A/D Calibration. */
#define ADC_CR2_CAL (1 << 2)
/* CONT: Continous conversion. */
/* CONT: Continuous conversion. */
#define ADC_CR2_CONT (1 << 1)
/* ADON: A/D converter On/Off. */

2
include/libopencm3/stm32/f3/usart.h
View File

@@ -252,7 +252,7 @@
/* ADDM7:7-bit Address Detection/4-bit Address Detection */
#define USART_CR2_ADDM7 (1 << 4)
/* ADD[3:0]: Addres of the usart node
/* ADD[3:0]: Address of the usart node
#define USART_CR2_ADD_MASK 0xF */
/* --- USART_CR3 values ---------------------------------------------------- */

2
include/libopencm3/stm32/f4/adc.h
View File

@@ -241,7 +241,7 @@ LGPL License Terms @ref lgpl_license
/* Note: Bits [7:2] are reserved and must be kept at reset value. */
/* CONT: Continous conversion. */
/* CONT: Continuous conversion. */
#define ADC_CR2_CONT (1 << 1)
/* ADON: A/D converter On/Off. */

2
include/libopencm3/usb/usbd.h
View File

@@ -157,7 +157,7 @@ extern void usbd_ep_setup(usbd_device *usbd_dev, uint8_t addr, uint8_t type,
/** Write a packet
* @param addr EP address (direction is ignored)
* @param len # of bytes
* @return 0 if failed, len if succesful
* @return 0 if failed, len if successful
*/
extern uint16_t usbd_ep_write_packet(usbd_device *usbd_dev, uint8_t addr,
const void *buf, uint16_t len);

4
include/libopencm3/usb/usbstd.h
View File

@@ -13,7 +13,7 @@ Gareth McMullin <gareth@blacksphere.co.nz>
@date 10 March 2013
A set of structure definitions for the USB control structures
defined in chapter 9 of the "Univeral Serial Bus Specification Revision 2.0"
defined in chapter 9 of the "Universal Serial Bus Specification Revision 2.0"
Available from the USB Implementers Forum - http://www.usb.org/
LGPL License Terms @ref lgpl_license
@@ -48,7 +48,7 @@ LGPL License Terms @ref lgpl_license
/*
* This file contains structure definitions for the USB control structures
* defined in chapter 9 of the "Univeral Serial Bus Specification Revision 2.0"
* defined in chapter 9 of the "Universal Serial Bus Specification Revision 2.0"
* Available from the USB Implementers Forum - http://www.usb.org/
*/