EMTime/libopencm3
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

[sam3a] add irq table and memory map

Browse Source
This commit is contained in:
Felix Held
2014-02-07 13:56:19 +01:00
parent 26edb8ec42
commit 641fbffe9a
9 changed files with 287 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
include/libopencm3/dispatch/nvic.h
View File

@@ -29,14 +29,16 @@
#elif defined(LPC43XX_M0)
# include <libopencm3/lpc43xx/m0/nvic.h>
#elif defined(SAM3X)
# include <libopencm3/sam/3x/nvic.h>
#elif defined(SAM3A)
# include <libopencm3/sam/3a/nvic.h>
#elif defined(SAM3N)
# include <libopencm3/sam/3n/nvic.h>
#elif defined(SAM3S)
# include <libopencm3/sam/3s/nvic.h>
#elif defined(SAM3U)
# include <libopencm3/sam/3u/nvic.h>
#elif defined(SAM3X)
# include <libopencm3/sam/3x/nvic.h>
#elif defined(LM3S) || defined(LM4F)
/* Yes, we use the same interrupt table for both LM3S and LM4F */

52
include/libopencm3/sam/3a/irq.json Normal file
View File

@@ -0,0 +1,52 @@
{
"irqs": [
"supc",
"rstc",
"rtc",
"rtt",
"wdt",
"pmc",
"eefc0",
"eefc1",
"uart",
"smc_sdramc",
"sdramc",
"pioa",
"piob",
"pioc",
"piod",
"pioe",
"piof",
"usart0",
"usart1",
"usart2",
"usart3",
"hsmci",
"twi0",
"twi1",
"spi0",
"spi1",
"ssc",
"tc0",
"tc1",
"tc2",
"tc3",
"tc4",
"tc5",
"tc6",
"tc7",
"tc8",
"pwm",
"adc",
"dacc",
"dmac",
"uotghs",
"trng",
"reserved0",
"can0",
"can1"
],
"partname_humanreadable": "Atmel SAM3A series",
"partname_doxygen": "SAM3A",
"includeguard": "LIBOPENCM3_SAM3A_NVIC_H"
}

77
include/libopencm3/sam/3a/memorymap.h Normal file
View File

@@ -0,0 +1,77 @@
/*
* This file is part of the libopencm3 project.
*
* Copyright (C) 2012 Gareth McMullin <gareth@blacksphere.co.nz>
* Copyright (C) 2014 Felix Held <felix-libopencm3@felixheld.de>
*
* This library is free software: you can redistribute it and/or modify
* it under the terms of the GNU Lesser General Public License as published by
* the Free Software Foundation, either version 3 of the License, or
* (at your option) any later version.
*
* This library is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU Lesser General Public License for more details.
*
* You should have received a copy of the GNU Lesser General Public License
* along with this library. If not, see <http://www.gnu.org/licenses/>.
*/
#ifndef SAM3A_MEMORYMAP_H
#define SAM3A_MEMORYMAP_H
#include <libopencm3/cm3/common.h>
/* --- SAM3A peripheral space -------------------------------------------- */
#define HSMCI_BASE (0x40000000U)
#define SSC_BASE (0x40004000U)
#define SPI0_BASE (0x40008000U)
#define SPI1_BASE (0x4000C000U)
#define TC0_BASE (0x40080000U)
#define TC1_BASE (0x40080040U)
#define TC2_BASE (0x40080080U)
#define TC3_BASE (0x40084000U)
#define TC4_BASE (0x40084040U)
#define TC5_BASE (0x40084080U)
#define TC6_BASE (0x40088000U)
#define TC7_BASE (0x40088040U)
#define TC8_BASE (0x40088080U)
#define TWI0_BASE (0x4008C000U)
#define TWI1_BASE (0x40090000U)
#define PWM_BASE (0x40094000U)
#define USART0_BASE (0x40098000U)
#define USART1_BASE (0x4009C000U)
#define USART2_BASE (0x400A0000U)
#define USART3_BASE (0x400A4000U)
#define UOTGHS_BASE (0x400AC000U)
#define CAN0_BASE (0x400B4000U)
#define CAN1_BASE (0x400B8000U)
#define TRNG_BASE (0x400BC000U)
#define ADC_BASE (0x400C0000U)
#define DMAC_BASE (0x400C4000U)
#define DACC_BASE (0x400C8000U)
/* --- SAM3A system controller space ------------------------------------- */
#define SMC_BASE (0x400E0000U)
#define SDRAM_BASE (0x400E0200U)
#define MATRIX_BASE (0x400E0400U)
#define PMC_BASE (0x400E0600U)
#define UART_BASE (0x400E0800U)
#define CHIPID_BASE (0x400E0940U)
#define EEFC0_BASE (0x400E0A00U)
#define EEFC1_BASE (0x400E0C00U)
#define PIOA_BASE (0x400E0E00U)
#define PIOB_BASE (0x400E1000U)
#define PIOC_BASE (0x400E1200U)
#define PIOD_BASE (0x400E1400U)
#define PIOE_BASE (0x400E1600U)
#define PIOF_BASE (0x400E1800U)
#define RSTC_BASE (0x400E1A00U)
#define SUPC_BASE (0x400E1A10U)
#define RTT_BASE (0x400E1A30U)
#define WDT_BASE (0x400E1A50U)
#define RTC_BASE (0x400E1A60U)
#define GPBR_BASE (0x400E1A90U)
#endif

2
include/libopencm3/sam/eefc.h
View File

@@ -71,7 +71,7 @@
static inline void eefc_set_latency(uint8_t wait)
{
#if defined(SAM3X) || defined(SAM3U)
#if defined(SAM3A) || defined(SAM3U) || defined(SAM3X)
EEFC_FMR(EEFC0) = (EEFC_FMR(EEFC0) & ~EEFC_FMR_FWS_MASK) | (wait << 8);
EEFC_FMR(EEFC1) = (EEFC_FMR(EEFC1) & ~EEFC_FMR_FWS_MASK) | (wait << 8);
#elif defined(SAM3N) || defined(SAM3S)

7
include/libopencm3/sam/memorymap.h
View File

@@ -2,6 +2,7 @@
* This file is part of the libopencm3 project.
*
* Copyright (C) 2013 Gareth McMullin <gareth@blacksphere.co.nz>
* Copyright (C) 2014 Felix Held <felix-libopencm3@felixheld.de>
*
* This library is free software: you can redistribute it and/or modify
* it under the terms of the GNU Lesser General Public License as published by
@@ -20,14 +21,16 @@
#ifndef SAM_MEMORYMAP_H
#define SAM_MEMORYMAP_H
#if defined(SAM3X)
# include <libopencm3/sam/3x/memorymap.h>
#if defined(SAM3A)
# include <libopencm3/sam/3a/memorymap.h>
#elif defined(SAM3N)
# include <libopencm3/sam/3n/memorymap.h>
#elif defined(SAM3S)
# include <libopencm3/sam/3s/memorymap.h>
#elif defined(SAM3U)
# include <libopencm3/sam/3u/memorymap.h>
#elif defined(SAM3X)
# include <libopencm3/sam/3x/memorymap.h>
#else
# error "Processor family not defined."
#endif