BREAKING: stm32f3:rcc: use more common MUL names
Make the defines as they are on other families, try and make more defines the same, not arbitrarily different.
This commit is contained in:
@@ -106,21 +106,21 @@
|
||||
/* PLLMUL: PLL multiplication factor */
|
||||
#define RCC_CFGR_PLLMUL_SHIFT 18
|
||||
#define RCC_CFGR_PLLMUL_MASK 0xF
|
||||
#define RCC_CFGR_PLLMUL_PLL_IN_CLK_X2 0x0
|
||||
#define RCC_CFGR_PLLMUL_PLL_IN_CLK_X3 0x1
|
||||
#define RCC_CFGR_PLLMUL_PLL_IN_CLK_X4 0x2
|
||||
#define RCC_CFGR_PLLMUL_PLL_IN_CLK_X5 0x3
|
||||
#define RCC_CFGR_PLLMUL_PLL_IN_CLK_X6 0x4
|
||||
#define RCC_CFGR_PLLMUL_PLL_IN_CLK_X7 0x5
|
||||
#define RCC_CFGR_PLLMUL_PLL_IN_CLK_X8 0x6
|
||||
#define RCC_CFGR_PLLMUL_PLL_IN_CLK_X9 0x7
|
||||
#define RCC_CFGR_PLLMUL_PLL_IN_CLK_X10 0x8
|
||||
#define RCC_CFGR_PLLMUL_PLL_IN_CLK_X11 0x9
|
||||
#define RCC_CFGR_PLLMUL_PLL_IN_CLK_X12 0xA
|
||||
#define RCC_CFGR_PLLMUL_PLL_IN_CLK_X13 0xB
|
||||
#define RCC_CFGR_PLLMUL_PLL_IN_CLK_X14 0xC
|
||||
#define RCC_CFGR_PLLMUL_PLL_IN_CLK_X15 0xD
|
||||
#define RCC_CFGR_PLLMUL_PLL_IN_CLK_X16 0xE
|
||||
#define RCC_CFGR_PLLMUL_MUL2 0x0
|
||||
#define RCC_CFGR_PLLMUL_MUL3 0x1
|
||||
#define RCC_CFGR_PLLMUL_MUL4 0x2
|
||||
#define RCC_CFGR_PLLMUL_MUL5 0x3
|
||||
#define RCC_CFGR_PLLMUL_MUL6 0x4
|
||||
#define RCC_CFGR_PLLMUL_MUL7 0x5
|
||||
#define RCC_CFGR_PLLMUL_MUL8 0x6
|
||||
#define RCC_CFGR_PLLMUL_MUL9 0x7
|
||||
#define RCC_CFGR_PLLMUL_MUL10 0x8
|
||||
#define RCC_CFGR_PLLMUL_MUL11 0x9
|
||||
#define RCC_CFGR_PLLMUL_MUL12 0xA
|
||||
#define RCC_CFGR_PLLMUL_MUL13 0xB
|
||||
#define RCC_CFGR_PLLMUL_MUL14 0xC
|
||||
#define RCC_CFGR_PLLMUL_MUL15 0xD
|
||||
#define RCC_CFGR_PLLMUL_MUL16 0xE
|
||||
|
||||
/* PPRE2: APB high-speed prescaler (APB2) */
|
||||
#define RCC_CFGR_PPRE2_SHIFT 11
|
||||
|
||||
Reference in New Issue
Block a user