EMTime/libopencm3
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

stm32g0: adc: only clear desired flags in ADC_ISR

Browse Source 
Verified against RM0444rev5.

Fixes: https://github.com/libopencm3/libopencm3/issues/1443

Signed-off-by: Karl Palsson <karlp@tweak.net.au>
This commit is contained in:
Karl Palsson
2022-10-27 21:56:50 +00:00
parent 5db7e87e6e
commit 0b414ff649
1 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
lib/stm32/g0/adc.c
View File

@@ -160,24 +160,24 @@ void adc_set_regular_sequence(uint32_t adc, uint8_t length, uint8_t channel[])
/* Setup scandir, if needed, waiting for configuration be applied.. */ /* Setup scandir, if needed, waiting for configuration be applied.. */
if (stepdn && (!(ADC_CFGR1(adc) & ADC_CFGR1_SCANDIR))) { if (stepdn && (!(ADC_CFGR1(adc) & ADC_CFGR1_SCANDIR))) {
ADC_ISR(adc) &= ~ADC_ISR_CCRDY; ADC_ISR(adc) = ADC_ISR_CCRDY;
ADC_CFGR1(adc) |= ADC_CFGR1_SCANDIR; ADC_CFGR1(adc) |= ADC_CFGR1_SCANDIR;
while (!(ADC_ISR(adc) & ADC_ISR_CCRDY)); while (!(ADC_ISR(adc) & ADC_ISR_CCRDY));
} else if (stepup && ((ADC_CFGR1(adc) & ADC_CFGR1_SCANDIR))) { } else if (stepup && ((ADC_CFGR1(adc) & ADC_CFGR1_SCANDIR))) {
ADC_ISR(adc) &= ~ADC_ISR_CCRDY; ADC_ISR(adc) = ADC_ISR_CCRDY;
ADC_CFGR1(adc) &= ~ADC_CFGR1_SCANDIR; ADC_CFGR1(adc) &= ~ADC_CFGR1_SCANDIR;
while (!(ADC_ISR(adc) & ADC_ISR_CCRDY)); while (!(ADC_ISR(adc) & ADC_ISR_CCRDY));
} }
/* Setup ADC in simple, not configurable, mode, if needed. */ /* Setup ADC in simple, not configurable, mode, if needed. */
if ((ADC_CFGR1(adc) & ADC_CFGR1_CHSELRMOD)) { if ((ADC_CFGR1(adc) & ADC_CFGR1_CHSELRMOD)) {
ADC_ISR(adc) &= ~ADC_ISR_CCRDY; ADC_ISR(adc) = ADC_ISR_CCRDY;
ADC_CFGR1(adc) &= ~ADC_CFGR1_CHSELRMOD; ADC_CFGR1(adc) &= ~ADC_CFGR1_CHSELRMOD;
while (!(ADC_ISR(adc) & ADC_ISR_CCRDY)); while (!(ADC_ISR(adc) & ADC_ISR_CCRDY));
} }
if (ADC_CHSELR(adc) != reg32) { if (ADC_CHSELR(adc) != reg32) {
ADC_ISR(adc) &= ~ADC_ISR_CCRDY; ADC_ISR(adc) = ADC_ISR_CCRDY;
ADC_CHSELR(adc) = reg32; ADC_CHSELR(adc) = reg32;
while (!(ADC_ISR(adc) & ADC_ISR_CCRDY)); while (!(ADC_ISR(adc) & ADC_ISR_CCRDY));
} }